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Simulation Study on NMOS Gate Length 
Variation Using TCAD Tool 
Abstract ? The process of scaling in silicon transistor has consistently resulted in 
smaller device geometry, higher device density and better performance. In 
conventional MOSFETs, control of loff for scaled devices requires very thin gate 
dielectrics and high doping concentrations. The industry roadmap predicts the 
barriers of continuous scaling will be due to physical limitations as well as practical 
technology. As the downscale of CMOS technology approaches physical limitations, 
the need arises for alternative device structures. Thus, this paper intends to study 
the effect of various gate lengths on the NMOS electrical characteristic by means of 
simulation study. 
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The design and simulation of gate length effect on NMOS electrical characteristics 
based on the gate length variation has been successfully done using commercial 3D 
Sentaurus TCAD tools. By employing the inversion layer mobility model from Lombardi 
combined with SRH (ShockleyRead-Hall Recombination), a detailed investigation on the n- 
channel MOSFET performance was done. With a good drive current I,, of 7pA/pm and a low 
off-state leakage current I,R of 0.6lpA/pm was explicitly shown for 100nm NMOS. Besides, 
the subthreshold characteristics also highlighted a reasonably well-controlled SCE with 
subthreshold swing S U ~ V T  = 8lmV/decade and threshold voltage VT = 0.41V. Efforts to  
reduce the sheetresistance st i l l  further are continuing, with the aim of furtherimproving 
current drive. 
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